TOSHIBA BIPOLAR LINEAR INTEGRATED CIRCUIT SILICON MONOLITHIC

TA8435H/HQ

PWM CHOPPER-TYPE BIPOLAR STEPPING MOTOR DRIVER.

The TA8435H/HQ is a PWM chopper-type sinusoidal micro-step bipolar stepping motor driver.

Sinusoidal micro-step operation is achieved using only a clock signal input by means of built-in hardware.


FEATURES

- Single-chip bipolar sinusoidal micro-step stepping motor driver
- Output current up to 1.5 A (AVE.) and 2.5 A (PEAK)
- PWM chopper-type
- Structured by high voltage Bi-CMOS process technology
- Forward and reverse rotation are available
- 2-, 1-2-, W1-2-, and 2W1-2-phase modes, and one- or two-clock drives can be selected.
- Package: HZIP25-P
- Input pull-up resistor equipped with $\overline{\text{RESET}}$ pin: R = 100 k Ω (typ.)
- Output monitor available with MO I_O (\overline{MO}) = ±2 mA (MAX.)
- Equipped with $\overline{\mathsf{RESET}}$ and $\overline{\mathsf{ENABLE}}$ pins.

TA8435HQ:

The TA8435HQ is a Sn-Ag plated product that includes Pb. The following conditions apply to solderability: *Solderability

- Use of Sn-37 Pb solder bath
 *solder bath temperature = 230°C
 *dipping time = 5 seconds
 *number of times = once
 *use of R-type flux
- Use of Sn-3.0Ag-0.5Cu solder bath *solder bath temperature = 245°C
 *dipping time = 5 seconds
 *number of times = once
 *use of R-type flux





Weight: 9.86 g (typ.)

TA8435H/HQ


<u>TOSHIBA</u>

BLOCK DIAGRAM





PIN CONNECTION (top view)




Note: NC: No connection

PIN FUNCTION


PIN No	SYMBOL	FUNCTIONAL DESCRIPTION
1	SG	Signal GND
2	RESET	L : RESET
3	ENABLE	L : ENABLE, H: OFF
4	OSC	Chopping oscillation is determined by the external capacitor
5	CW / CCW	Forward / Reverse switching terminal.
6	CK2	Clock input terminal.
7	CK1	Clock input terminal.
8	M1	Excitation control input
9	M2	Excitation control input
10	REF IN	V _{NF} control input
11	MO	Monitor output
12	NC	No connection.
13	V _{CC}	Voltage supply for logic.
14	NC	No connection.
15	V _{MB}	Output power supply terminal.
16	φB	Output $\phi \overline{B}$
17	PG-B	Power GND.
18	NFB	B-ch output current detection terminal.
19	φB	Output φB
20	φĀ	Output $\phi \overline{A}$
21	NFA	A-ch output current detection terminal.
22	PG-A	Power GND
23	φΑ	Output φA
24	V _{MA}	Output power supply terminal.
25	NC	No connection


OUTPUT CIRCUIT




INPUT CIRCUIT

- CK1, CK2, CW / CCW, M1, M2, REF IN: Terminals
- RESET, ENABLE : Terminals
- OSC: Terminal





Equipped with 100 k Ω of pull-up resistance.



<u>TOSHIBA</u>

OSCILLATOR FREQUENCY CALCULATION

The sawtooth oscillator (OSC) circuit consists of Q_1 through Q_4 and R1 through R4. Q_2 is turned off when V_{OSC} is less than the voltage of 2.5 V + V_{BE} (Q_2), a value that is approximately equal to 2.85 V. V_{OSC} is increased by C_{OSC} charging through R1. Q_3 and Q_4 are turned on when V_{OSC} becomes 2.85 V (High level.) The Low level of V (4) pin is equal to V_{BE}(Q_2) + V(_{SAT})(Q_4), which is approximately equal to 1.4 V. V_{OSC} is calculated by following equation:


Assuming that $V_{OSC} = 1.4 V$ (t = t₁) and = 2.85 V (t = t₂), and given that C_{OSC} is the external capacitance connected to pin (4) and R1 is an on-chip 10 k Ω resistor, the OSC frequency is calculated as follows:

$$t_1 = -COSC \cdot R1 \cdot \ell n (1 - \frac{1.4}{5})$$
 ------(2),

$$t_2 = -C_{OSC} \cdot R1 \cdot \ell n \ (1 - \frac{2.85}{5}) \cdots (3),$$


$$f_{OSC} = \frac{1}{t_2 - t_1} = \frac{1}{C_{OSC} (R1 \cdot \ell n (1 - \frac{1.4}{5}) - R1 \cdot \ell n (1 - \frac{2.85}{5}))}$$
$$= \frac{1}{5.15 \cdot C_{OSC}} (kHz)(C_{OSC} : \mu F).$$

ENABLE AND RESET FUNCTION AND MO SIGNAL





The $\overline{\text{ENABLE}}$ signal at High level disables only the output signals. Internal logic functions proceed in accordance with input clock signals and without regard to the $\overline{\text{ENABLE}}$ signal. Therefore output current is initiated by the timing of the internal logic circuit after release of disable mode. Figure 1 shows the $\overline{\text{ENABLE}}$ functions for when 1-2 phase drive is selected for the system.



The $\overline{\text{RESET}}$ signal at Low level not only turns off the output signals but also stops the internal clock functions, while $\overline{\text{MO}}$ (Monitor Output) signals are set to low. Output signals are initiated from the initial point after release of $\overline{\text{RESET}}$ (High), as shown in Figure 2. $\overline{\text{MO}}$ signals can be used as rotation and initial signals for stable rotation checking.

FUNCTION

		MODE			
CK1	CK2	CW / CCW	RESET	ENABLE	MODE
	н	L	н	L	CW
Ę	L	L	н	L	INHIBIT (Note)
Н		L	Н	L	CCW
L	Γ	L	Н	L	INHIBIT (Note)
	Н	Н	Н	L	CCW
Ę	L	Н	н	L	INHIBIT (Note)
н		Н	Н	L	CW
L	Л	Н	н	L	INHIBIT (Note)
х	х	х	L	L	RESET
х	х	Х	х	Н	Z

INITIAL MODE


EXCITATION MODE	A PHASE CURRENT	B PHASE CURRENT
2-Phase	100%	-100%
1-2- Phase	100%	0%
W1-2-Phase	100%	0%
2W1-2-Phase	100%	0%

Z: High Impedance


X: Don't Care

INF	PUT	MODE		
M1	M2	(EXCITATION)		
L	L	2-Phase		
Н	L	1-2-Phase		
L	Н	W1-2-Phase		
Н	Н	2W1-2-Phase		


2-PHASE EXCITATION (M1: L, M2: L, CW MODE)



1-2-PHASE EXCITATION (M1: H, M2: L, CW MODE)




W1-2-PHASE EXCITATION (M1: L, M2: H, CW MODE)



<u>TOSHIBA</u>

2W1-2-PHASE EXCITATION (M1: H, M2: H, CW MODE)



ABSOLUTE MAXIMUM RATINGS (Ta = 25°C)

CHARACTE	RISTIC	SYMBOL	RATING	UNIT
Supply Voltage		V _{CC}	5.5	V
Output Voltage		V _M	40	V
Output Current	PEAK	IO (PEAK)	2.5	А
Output Current	AVE	IO (AVE.)	1.5	A
MO Output Current		IO (MO)	±2	mA
Input Voltage		V _{IN}	~V _{CC}	V
Power Dissipation		Pa	5 (Note 1)	W
Power Dissipation		PD	43 (Note 2)	vv
Operating Temperatu	re	T _{opr}	-40~85	°C
Storage Temperature		T _{stg}	-55~150	°C
Feed Back Voltage		V _{NF}	1.0	V

Note 1: No heat sink

Note 2: Tc = 85°C

RECOMMENDED OPERATING CONDITIONS (Ta = -20~75°C)

CHARACTERISTIC	SYMBOL	TEST CONDITION	MIN	TYP.	MAX	UNIT
Supply Voltage	V _{CC}	—	4.5	5.0	5.5	V
Output Voltage	V _M	_	21.6	24	26.4	V
Output Current	IOUT	—	_	—	1.5	А
Input Voltage	V _{IN}	—	-	_	V _{CC}	V
Clock Frequency	fCK	—	_	—	5	kHz
OSC Frequency	fosc	—	15	_	80	kHz

ELECTRICAL CHARACTERISTICS (Ta = 25° C, V_{CC} = 5 V, VM = 24 V)

CHARACTERISTIC		SYMBOL	TEST CIR- CUIT	TEST CONDIT	ION	MIN	TYP.	MAX	UNIT
Input Voltage	High	V _{IN (H)}		M1, M2, CW / CCW, REF IN		3.5	—	V _{CC} + 0.4	V
input voltage	Low	V _{IN (L)}	1	ENABLE , CK1, CK2 RESET		GND -0.4	_	1.5	v
Input Hysteresis V	oltage	V _H					600	—	mV
		I _{IN−1 (H)}		M1, M2, REF IN, V _{IN} = 5.0	D V		—	100	nA
Input Current		I _{IN-1 (L)}	1	RESET , ENABLE , V _{IN} INTERNAL PULL-UP RE	= 0 V SISTOR	10	50	100	μΑ
		I _{IN-2 (L)}		SOURCE TYPE, VIN = 0	V	_	—	100	nA
		I _{CC1}		Output Open, RESET ENABLE (2, 1-2 phase excitation)	:H :L	_	10	18	
Quiescent Current Terminal	Quiescent Current V _{CC} Terminal		1	Output Open, RESET : H ENABLE : L (W1-2, 2W1-2 phase excitation)		_	10	18	mA
		I _{CC3}		RESET : L, ENABLE : H	4	_	5	_	
		I _{CC4}		RESET : H, ENABLE : H		_	5	_	
Comparator Reference	High	V _{NF (H)}	3	REF IN H Output Open	(Note)	0.72	0.8	0.88	V
Voltage	Low	V _{NF (L)}		REF IN L Output Open	(11010)	0.45	0.5	0.55	Ŷ
Output Differential		ΔV_{O}	—	B / A, C _{OSC} = 0.0033 μF, R _{NF} = 0.8 Ω		-10	—	10	%
V _{NF (H)} – V _{NF (L)}		ΔV_{NF}	—	V _{NF (L)} / V _{NF (H)} C _{OSC} = 0.0033 µF, R _{NF} =	0.8 Ω	56	63	70	%
NF Terminal Curre	ent	I _{NF}	_	SOURCE TYPE		_	170	—	μA
Maximum OSC Fre	equency	fOSC (MAX.)	_	_		100	_	_	kHz
Minimum OSC Frequency		fosc (MIN.)	_	_		_	—	10	kHz
OSC Frequency		fosc	_	C _{OSC} = 0.0033 µF		25	44	62	kHz
Minimum Clock Pu	Ise Width	t _{W (CK)}	_	_			1.0	—	μs
Output Voltage		$V_{OH}(\overline{MO})$	_	I _{OH} = -40 μA		4.5	4.9	V _{CC}	V
e alpar tollago		V _{OL} (MO)		I _{OL} = 40 μA		GND	0.1	0.5	v

Note: 2-phase excitation, R_{NF} = 0.7 Ω , C_{OSC} = 0.0033 μ F

OUTPUT BLOCK

CH	ARACTERISTIC	SYMBOL	TEST CIR- CUIT	TEST CONDITI	ON	MIN	TYP.	MAX	UNIT
Upper Side		VSAT U1		I _{OUT} = 1.5 A		_	2.1	2.8	
Output Saturation	Lower Side	V _{SAT L1}		1001 - 1.5 A		_	1.3	2.0	
	Upper Side	V _{SAT U2}	4	Iонт = 0.8 A		_	1.8	2.2	v
Voltage	Lower Side	V _{SAT L2}	7	1001 - 0.0 A		—	1.1	1.5	v
	Upper Side	V _{SAT U3}		I _{OUT} = 2.5 A		_	2.5	3.0	
	Lower Side	V _{SAT L3}		Pulse width 30 ms		_	1.8	2.2	
	Upper Side	V _{F U1}		I _{OUT} = 1.5 A		—	2.0	3.0	
Diode Forward	Lower Side	V _{F L1}	5	1001 - 1.5 A		_	1.5	2.1	
Voltage	Upper Side	V _{F U2}	5	I _{OUT} = 2.5 A		_	2.5	3.3	V
	Lower Side	V _{F L2}		Pulse width 30 ms		_	1.8	2.5	
	Output Dark Current		2	ENABLE : "H" Level, Output Open RESET : "L" Level		_	_	50	μA
(A + B Cha	nnels)	I _{M2}	2	ENABLE : "L" Level Output Open RESET : "H" Level		_	8	15	mA
	2W1-2φ W1-2φ 1-2φ			θ = 0		_	100	_	
	2W1-2φ — —			θ = 1 / 8	-	_	100	_	
	2W1-2φ W1-2φ —			θ = 2 / 8	REF IN : H	86	91	96	
А-В	2W1-2φ — —			θ = 3 / 8	R _{NF} = 0.8	78	83	88	
Chopping	2W1-2φ W1-2φ 1-2φ	VECTOR	_	θ = 4 / 8	Ω C _{OSC} =	66.4	71.4	76.4	%
Current (Note)	2W1-2φ — —			θ = 5 / 8	0.0033 µF	50.5	55.5	60.5	
	2W1-2φ W1-2φ —			θ = 6 / 8	-	35	40	45	
	2W1-2φ — —			θ = 7 / 8		15	20	25	
	2 Phase Excitation Mode VECTOR			_		_	100	_	


Note: Maximum current ($\theta = 0$): 100% 2W1-2 ϕ : 2W1-2-phase excitation mode W1-2 ϕ : W1-2-phase excitation mode 1-2 ϕ : 1-2-phase excitation mode

CI	CHARACTERISTIC			SYMBOL	TEST CIR- CUIT	TEST CO	NDITION	MIN	TYP.	MAX	UNIT
-	2W1−2φ	W1−2φ	1-2φ			θ = 0		_	100	_	
	2W1−2φ	_	_			θ = 1 / 8			100	_	
	2W1−2φ	W1−2φ	_			θ = 2 / 8		86	91	96	
А-В	2W1−2φ	_	_			$\theta = 3 / 8$	REF IN : H R _{NF} = 0.8 Ω	78	83	88	
Chopping	2W1−2φ	W1−2φ	1-2φ	VECTOR	_	$\theta = 4 / 8$	C _{OSC} = 0.0033 µF	66.4	71.4	76.4	%
Current (Note)	2W1−2φ	_	_			θ = 5 / 8	0.0000 µi	50.5	55.5	60.5	
	2W1−2φ	W1−2φ	_			θ = 6 / 8		35	40	45	
	2W1−2φ	_	_			θ = 7 / 8		15	20	25	
	2 Phase VECTO	e Excitation R	n Mode					_	100	_	
						$\Delta \theta = 0 / 8 - 1 / 8$		_	0	_	mV
						$\Delta \theta = 1 / 8 - 2 / 8$		32	72	112	
				ΔVnf	_	$\Delta \theta = 2 / 8 - 3 / 8$	R _{NF} = 0.8 Ω C _{OSC} = 0.0033 μF	24	64	104	
Feed Back	Voltage S	tep				$\Delta \theta = 3 / 8 - 4 / 8$		53	93	133	
						$\Delta \theta = 4 / 8 - 5 / 8$		87	127	167	
						$\Delta \theta = 5 / 8 - 6 / 8$		84	124	164	
						$\Delta \theta = 6 / 8 - 7 / 8$		120	160	200	
				tr		R _L = 2 Ω, V _{NF} =	0 V,		0.3	_	
				t _f		C _L = 15 pF		_	2.2	_	-
				t _{pLH}		CK~Output		_	1.5	_	
				t _{pHL}				_	2.7	_	
	witching (Charaotori	otion	t _{pLH}	7			_	5.4	_	1
Output T _r S	witching	Jiaidulefi	รแบร	t _{pHL}		OSC~Output			6.3	_	μs
				t _{pLH}		RESET ~Output		_	2.0	_	
				t _{pHL}					2.5	_	1
			t _{pLH}		ENABLE ~Outpu		_	5.0	_		
		t _{pHL}			11		6.0	_			
Output Leal	kage L	Jpper Side	•	I _{OH}	6	1/1201/			_	50	
Current	-	ower Side	;	I _{OL}	0	V _M = 30 V		_	_	50	μA


Note: Maximum current ($\theta = 0$): 100% 2W1-2 ϕ : 2W1-2-phase excitation mode W1-2 ϕ : W1-2-phase excitation mode 1-2 ϕ : 1-2-phase excitation mode

TEST CIRCUIT 1

 $V_{\text{IN}\;(\text{H}),\;(\text{L}),\;\text{I}_{\text{IN}\;(\text{H}),\;(\text{L})}$



TEST CIRCUIT 2 I_{CC}, I_M




TA8435H/HQ


<u>TOSHIBA</u>

TEST CIRCUIT 3

V_{NF (H)}, (L)




TEST CIRCUIT 4 V_{CE (SAT)} UPPER SIDE, LOWER SIDE




Note: Calibrate Io to 1.5 A / 0.8 A by R_L


TEST CIRCUIT 5 V_{FU}, V_{FL}




TEST CIRCUIT 6



AC ELECTRICAL CHARACTERISTICS, MEASUREMENT WAVE CK (OSC)-OUT




OUTPUT CURRENT VECTOR ORBIT (normalized to 90° per step)



θ	ROTATIO	N ANGLE	VECTOR LENGTH			
0	IDEAL	TA8435H/HQ	IDEAL	TA8435	H/HQ	
θ0	0°	0°	100	100.00	—	
θ1	11.25°	11.31°	100	101.98	—	
θ2	22.5°	23.73°	100	99.40	—	
θ3	33.75°	33.77°	100	99.85	—	
θ4	45°	45°	100	100.97	141.42	
θ5	56.25°	56.23°	100	99.85	—	
θ6	67.5°	66.27°	100	99.40	—	
θ7	78.75°	78.69°	100	101.98	_	
θ8	90°	90°	100 100.00		_	
			1-2 / W1-2 / 2	W1-2-Phase	2-Phase	

APPLICATION CIRCUIT



- Note 1: A Schottky diode (3GWJ42) for preventing punch-through current should also be connected between each output (pin 16 / 19 / 20 / 23).
- Note 2: The GND pattern should be laid out at one point to prevent common impedance.
- Note 3: A capacitor for noise suppression should be connected between the power supply (V_{CC}, V_M) and GND to stabilize operation.
- Note 4: Utmost care is necessary in the design of the output, V_{CC}, V_M, and GND lines since the IC may be destroyed by short-circuiting between outputs, air contamination faults, or faults due to improper grounding, or by short-circuiting between contiguous pins.

When using TA8435H/HQ

0. Introduction

The TA8435H/HQ controls the PWM to set the stepping motor winding current to a constant current. The device is a micro-step driver IC used to drive the stepping motor efficiently at low vibration.

1. Micro-step drive


The TA8435H/HQ drives the stepping motor in micro steps with a maximum resolution of 1/8 of the 2-phase stepping angle (in 2W1-2-phase mode).

In micro step operation, A-phase and B-phase current levels are set inside the IC so that the composite vector size and the rotation angle are even. Just inputting clock signals rotates the stepping motor in micro steps.

2. PWM control and output current setting

(1) Output current path (PWM control)

The TA8435H/HQ controls the PWM by turning the upper power transistor on and off. Here, current flows as shown in the figure below.



(2) Setting of output current by REF-IN input and current detection resistor

The motor current (maximum current for micro-step drive) IO is set as shown in the following equation, using REF-IN input and the external current detection resistor $R_{\rm NF}$.

$$\label{eq:IO} \begin{split} IO &= V_{REF} / R_{NF} \\ where, \\ REF-IN &= High, \\ REF-IN &= Low, \end{split} \qquad \begin{array}{l} V_{\mathsf{REF}} &= 0.8 \ \mathsf{V} \\ \mathbf{V}_{\mathsf{REF}} &= 0.5 \ \mathsf{V} \\ \end{array}$$

3. Logic control


(1) Clock input for rotation direction control

To switch rotation between forward and reverse, there are two types of clock input: one-clock input and two-clock input.

(a) One-clock input

One clock pin, CK1 or CK2, is used for clock input. In this case, rotation is switched between forward or reverse using a CW or CCW signal.


<Input signal example: 1-2-phase mode>



(b) Two-clock input

Both clock pins, CK1 and CK2, are used for clock input. Switching between CK1 and CK2 controls forward and reverse rotation.

<Input signal example: 1-2-phase mode>



<u>TOSHIBA</u>

(2) Mode setting

Setting M1 and M2 selects one of the following modes: 2-phase, 1-2-phase, W1-2-phase, and 2W1-2-phase modes.

(3) Monitor (MO) output

The product supports the use of monitor output to monitor the current waveform location.

For 2-phase mode, the $\overline{\text{MO}}$ output is Low if the timing of the A-phase current = 100% and that of the B-phase current = -100%.

For 1-2-phase, W1-2-phase, or 2W1-2-phase mode, the $\overline{\text{MO}}$ output is Low if the timing of the A-phase current = 100% and and that of the B-phase current = 0%.

(4) Reset pin


The product supports the use of reset input to reset the internal counter. Setting RESET to Low resets the internal counter, forcing the output current to the same value as that when the $\overline{\text{MO}}$ output is Low.

(5) Phase mode switching

To avoid step changing during motor rotation, the current must not fluctuate at phase mode switching. Pay attention to the following points.

- (a) During switching between 2-phase and other phase modes, the current fluctuates.
- (b) When switching between phase modes other than 2-phase, the current can be switched without fluctuation if the timing of MO output = Low. However, when switching as follows, set RESET to Low beforehand: from 1-2-phase to W1-2-phase or 2W1-2-phase mode; from W1-2-phase to 2W1-2-phase mode.

<Example of Input Signal>



4. **PWM oscillation frequency (external capacitor setting)**

An external capacitor connected to the OSC pin is used to generate internally a sawtooth waveform. PWM is controlled using this frequency.

To shib a recommend 3300 pF for the capacitance, taking variations between ICs into consideration.

5. External Schottky diode

A parasitic diode can be supported on the lower side of the output. When PWM is controlled, current flows to this parasitic diode. Unfortunately, this current has the effect of generating punch-through current and micro-step waveform fluctuation. For this reason, be sure to connect a Schottky barrier diode externally.

This external diode can also reduce heat generated in the IC.

6. Power dissipation

The IC power dissipation is determined by the following equation (where the Schottky diode is connected between the output pin and GND):

 $\mathbf{P} = \mathbf{V}_{\mathrm{CC}} \times \mathbf{I}_{\mathrm{CC}} + \mathbf{V}_{\mathrm{M}} \times \mathbf{I}_{\mathrm{M}} + \mathbf{I}_{\mathrm{O}} \left(\mathbf{t}_{\mathrm{ON}} \times \mathbf{V}_{\mathrm{SAT}} - \mathbf{U} + \mathbf{V}_{\mathrm{SAT}} - \mathbf{L} \right)$

 t_{ON} = T_{ON} / T_S (PWM control ON duty).

The higher the ambient temperature, the smaller the power dissipation.

Check the $\ensuremath{P_{D}}\xspace$ Ta curve, and be sure to design the heat dissipation with a sufficient margin.

7. Heatsink fin processing

The IC fin (rear) is electrically connected to the rear of the chip.


When current flows to the fin, the IC malfunctions.

If there is any possibility of a voltage being generated between the IC GND and the fin, either ground the fin or insulate it.

PACKAGE DIMENSIONS

HZIP25-P-1.27

Unit: mm



Weight: 9.86 g (typ.)

Notes on Contents

1. Block Diagrams

Some of the functional blocks, circuits, or constants in the block diagram may be omitted or simplified for explanatory purposes.

2. Equivalent Circuits

The equivalent circuit diagrams may be simplified or some parts of them may be omitted for explanatory purposes.

3. Timing Charts

Timing charts may be simplified for explanatory purposes.

4. Application Circuits

The application circuits shown in this document are provided for reference purposes only. Thorough evaluation is required, especially at the mass production design stage.

Toshiba does not grant any license to any industrial property rights by providing these examples of application circuits.

5. Test Circuits

Components in the test circuits are used only to obtain and confirm the device characteristics. These components and circuits are not guaranteed to prevent malfunction or failure from occurring in the application equipment.

IC Usage Considerations Notes on handling of ICs

- [1] The absolute maximum ratings of a semiconductor device are a set of ratings that must not be exceeded, even for a moment. Do not exceed any of these ratings.Exceeding the rating(s) may cause the device breakdown, damage or deterioration, and may result injury by explosion or combustion.
- [2] Use an appropriate power supply fuse to ensure that a large current does not continuously flow in case of over current and/or IC failure. The IC will fully break down when used under conditions that exceed its absolute maximum ratings, when the wiring is routed improperly or when an abnormal pulse noise occurs from the wiring or load, causing a large current to continuously flow and the breakdown can lead smoke or ignition. To minimize the effects of the flow of a large current in case of breakdown, appropriate settings, such as fuse capacity, fusing time and insertion circuit location, are required.
- [3] If your design includes an inductive load such as a motor coil, incorporate a protection circuit into the design to prevent device malfunction or breakdown caused by the current resulting from the inrush current at power ON or the negative current resulting from the back electromotive force at power OFF. IC breakdown may cause injury, smoke or ignition. Use a stable power supply with ICs with built-in protection functions. If the power supply is unstable, the protection function may not operate, causing IC breakdown. IC breakdown may cause

injury, smoke or ignition.

[4] Do not insert devices in the wrong orientation or incorrectly. Make sure that the positive and negative terminals of power supplies are connected properly. Otherwise, the current or power consumption may exceed the absolute maximum rating, and exceeding the rating(s) may cause the device breakdown, damage or deterioration, and may result injury by explosion or combustion. In addition, do not use any device that is applied the current with inserting in the wrong orientation

In addition, do not use any device that is applied the current with inserting in the wrong orientation or incorrectly even just one time.

Points to remember on handling of ICs

(1) Heat Radiation Design

In using an IC with large current flow such as power amp, regulator or driver, please design the device so that heat is appropriately radiated, not to exceed the specified junction temperature (T_J) at any time and condition. These ICs generate heat even during normal use. An inadequate IC heat radiation design can lead to decrease in IC life, deterioration of IC characteristics or IC breakdown. In addition, please design the device taking into considerate the effect of IC heat radiation with peripheral components.

(2) Back-EMF

When a motor rotates in the reverse direction, stops or slows down abruptly, a current flow back to the motor's power supply due to the effect of back-EMF. If the current sink capability of the power supply is small, the device's motor power supply and output pins might be exposed to conditions beyond maximum ratings. To avoid this problem, take the effect of back-EMF into consideration in system design.

RESTRICTIONS ON PRODUCT USE

Handbook" etc. 021023_A

060116EBA

- The information contained herein is subject to change without notice. 021023_D
- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.
 In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability"
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk. 021023_B
- The products described in this document shall not be used or embedded to any downstream products of which manufacture, use and/or sale are prohibited under any applicable laws and regulations. 060106_Q
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of TOSHIBA or others. 021023_C
- The products described in this document are subject to the foreign exchange and foreign trade laws. 021023_E